



FIG. 1




FIG. 2A




FIG. 2B

MULTI-SERVERS IN BLADE FORM FACTOR






FIG. 2C

MULTI-SERVERS IN BLADE FORM FACTOR (IN CHASSIS)






FIG. 3

PCI EXPRESS SERVER ARCHITECTURE





FIG. 4

MULTI-SERVERS IN BLADE FORM FACTOR WITH SHARED I/O SWITCH



I/O Cards



FIG. 5

MULTI-OPERATING SYSTEMS WITH SHARED I/O




FIG. 6

MULTI-OPERATING SYSTEMS WITH SHARED ETHERNET CONTROLLER






FIG. 7

MULTI-OPERATING SYSTEMS WITH SHARED FIBER CHANNEL CONTROLLER







FIG. 8

MULTI-OPERATING SYSTEMS WITH SHARED OTHER CONTROLLER



11/22

FIG. 9




FIG. 10





FIG. 11



PI Protocol ID Field

OSD OS Domain Number

R Reserved



FIG. 12 (Prior Art)




FIG. 13




FIG. 14

MULTI-OPERATING SYSTEMS WITH SHARED ETHERNET CONTROLLER
PACKET FLOW EXAMPLE






FIG. 15

METHOD OF SHARED I/O DOWNSTREAM TRANSMISSION FROM SWITCH






FIG. 16

METHOD OF SHARED I/O UPSTREAM TRANSMISSION TO SWITCH






FIG. 17

METHOD OF SHARED I/O DOWNSTREAM TRANSMISSION TO ENDPOINT




FIG. 18

METHOD OF SHARED I/O UPSTREAM TRANSMISSION FROM ENDPOINT





FIG. 19

MULTI-OPERATING SYSTEMS WITH SHARED I/O



+ FIG. 20

8 BLADE REDUNDANT ARCHITECTURE WITH SHARED I/O SWITCHES AND ENDPOINTS






FIG. 21

EXEMPLARY 16-PORT SHARED I/O SWITCH






FIG. 22

VMAC DETAILS

